mirror of
https://github.com/golang/go
synced 2024-11-26 10:28:19 -07:00
daa58db486
Enable canRotate for riscv64, enable rotation intrinsics and provide
better rewrite implementations for rotations. By avoiding Lsh*x64
and Rsh*Ux64 we can produce better code, especially for 32 and 64
bit rotations. By enabling canRotate we also benefit from the generic
rotation rewrite rules.
Benchmark on a StarFive VisionFive 2:
│ rotate.1 │ rotate.2 │
│ sec/op │ sec/op vs base │
RotateLeft-4 14.700n ± 0% 8.016n ± 0% -45.47% (p=0.000 n=10)
RotateLeft8-4 14.70n ± 0% 10.69n ± 0% -27.28% (p=0.000 n=10)
RotateLeft16-4 14.70n ± 0% 12.02n ± 0% -18.23% (p=0.000 n=10)
RotateLeft32-4 13.360n ± 0% 8.016n ± 0% -40.00% (p=0.000 n=10)
RotateLeft64-4 13.360n ± 0% 8.016n ± 0% -40.00% (p=0.000 n=10)
geomean 14.15n 9.208n -34.92%
Change-Id: I1a2036fdc57cf88ebb6617eb8d92e1d187e183b2
Reviewed-on: https://go-review.googlesource.com/c/go/+/560315
Reviewed-by: M Zhuo <mengzhuo1203@gmail.com>
Run-TryBot: Joel Sing <joel@sing.id.au>
TryBot-Result: Gopher Robot <gobot@golang.org>
Reviewed-by: Mark Ryan <markdryan@rivosinc.com>
Reviewed-by: Cherry Mui <cherryyz@google.com>
Reviewed-by: David Chase <drchase@google.com>
282 lines
6.1 KiB
Go
282 lines
6.1 KiB
Go
// asmcheck
|
|
|
|
// Copyright 2018 The Go Authors. All rights reserved.
|
|
// Use of this source code is governed by a BSD-style
|
|
// license that can be found in the LICENSE file.
|
|
|
|
package codegen
|
|
|
|
import "math/bits"
|
|
|
|
// ------------------- //
|
|
// const rotates //
|
|
// ------------------- //
|
|
|
|
func rot64(x uint64) uint64 {
|
|
var a uint64
|
|
|
|
// amd64:"ROLQ\t[$]7"
|
|
// ppc64x:"ROTL\t[$]7"
|
|
// loong64: "ROTRV\t[$]57"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<7 | x>>57
|
|
|
|
// amd64:"ROLQ\t[$]8"
|
|
// arm64:"ROR\t[$]56"
|
|
// s390x:"RISBGZ\t[$]0, [$]63, [$]8, "
|
|
// ppc64x:"ROTL\t[$]8"
|
|
// loong64: "ROTRV\t[$]56"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<8 + x>>56
|
|
|
|
// amd64:"ROLQ\t[$]9"
|
|
// arm64:"ROR\t[$]55"
|
|
// s390x:"RISBGZ\t[$]0, [$]63, [$]9, "
|
|
// ppc64x:"ROTL\t[$]9"
|
|
// loong64: "ROTRV\t[$]55"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<9 ^ x>>55
|
|
|
|
// amd64:"ROLQ\t[$]10"
|
|
// arm64:"ROR\t[$]54"
|
|
// s390x:"RISBGZ\t[$]0, [$]63, [$]10, "
|
|
// ppc64x:"ROTL\t[$]10"
|
|
// arm64:"ROR\t[$]54"
|
|
// s390x:"RISBGZ\t[$]0, [$]63, [$]10, "
|
|
// loong64: "ROTRV\t[$]54"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += bits.RotateLeft64(x, 10)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot32(x uint32) uint32 {
|
|
var a uint32
|
|
|
|
// amd64:"ROLL\t[$]7"
|
|
// arm:"MOVW\tR\\d+@>25"
|
|
// ppc64x:"ROTLW\t[$]7"
|
|
// loong64: "ROTR\t[$]25"
|
|
// riscv64: "OR","SLLIW","SRLIW",-"AND"
|
|
a += x<<7 | x>>25
|
|
|
|
// amd64:`ROLL\t[$]8`
|
|
// arm:"MOVW\tR\\d+@>24"
|
|
// arm64:"RORW\t[$]24"
|
|
// s390x:"RLL\t[$]8"
|
|
// ppc64x:"ROTLW\t[$]8"
|
|
// loong64: "ROTR\t[$]24"
|
|
// riscv64: "OR","SLLIW","SRLIW",-"AND"
|
|
a += x<<8 + x>>24
|
|
|
|
// amd64:"ROLL\t[$]9"
|
|
// arm:"MOVW\tR\\d+@>23"
|
|
// arm64:"RORW\t[$]23"
|
|
// s390x:"RLL\t[$]9"
|
|
// ppc64x:"ROTLW\t[$]9"
|
|
// loong64: "ROTR\t[$]23"
|
|
// riscv64: "OR","SLLIW","SRLIW",-"AND"
|
|
a += x<<9 ^ x>>23
|
|
|
|
// amd64:"ROLL\t[$]10"
|
|
// arm:"MOVW\tR\\d+@>22"
|
|
// arm64:"RORW\t[$]22"
|
|
// s390x:"RLL\t[$]10"
|
|
// ppc64x:"ROTLW\t[$]10"
|
|
// arm64:"RORW\t[$]22"
|
|
// s390x:"RLL\t[$]10"
|
|
// loong64: "ROTR\t[$]22"
|
|
// riscv64: "OR","SLLIW","SRLIW",-"AND"
|
|
a += bits.RotateLeft32(x, 10)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot16(x uint16) uint16 {
|
|
var a uint16
|
|
|
|
// amd64:"ROLW\t[$]7"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<7 | x>>9
|
|
|
|
// amd64:`ROLW\t[$]8`
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<8 + x>>8
|
|
|
|
// amd64:"ROLW\t[$]9"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<9 ^ x>>7
|
|
|
|
return a
|
|
}
|
|
|
|
func rot8(x uint8) uint8 {
|
|
var a uint8
|
|
|
|
// amd64:"ROLB\t[$]5"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<5 | x>>3
|
|
|
|
// amd64:`ROLB\t[$]6`
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<6 + x>>2
|
|
|
|
// amd64:"ROLB\t[$]7"
|
|
// riscv64: "OR","SLLI","SRLI",-"AND"
|
|
a += x<<7 ^ x>>1
|
|
|
|
return a
|
|
}
|
|
|
|
// ----------------------- //
|
|
// non-const rotates //
|
|
// ----------------------- //
|
|
|
|
func rot64nc(x uint64, z uint) uint64 {
|
|
var a uint64
|
|
|
|
z &= 63
|
|
|
|
// amd64:"ROLQ",-"AND"
|
|
// arm64:"ROR","NEG",-"AND"
|
|
// ppc64x:"ROTL",-"NEG",-"AND"
|
|
// loong64: "ROTRV", -"AND"
|
|
// riscv64: "OR","SLL","SRL",-"AND"
|
|
a += x<<z | x>>(64-z)
|
|
|
|
// amd64:"RORQ",-"AND"
|
|
// arm64:"ROR",-"NEG",-"AND"
|
|
// ppc64x:"ROTL","NEG",-"AND"
|
|
// loong64: "ROTRV", -"AND"
|
|
// riscv64: "OR","SLL","SRL",-"AND"
|
|
a += x>>z | x<<(64-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot32nc(x uint32, z uint) uint32 {
|
|
var a uint32
|
|
|
|
z &= 31
|
|
|
|
// amd64:"ROLL",-"AND"
|
|
// arm64:"ROR","NEG",-"AND"
|
|
// ppc64x:"ROTLW",-"NEG",-"AND"
|
|
// loong64: "ROTR", -"AND"
|
|
// riscv64: "OR","SLLW","SRLW",-"AND"
|
|
a += x<<z | x>>(32-z)
|
|
|
|
// amd64:"RORL",-"AND"
|
|
// arm64:"ROR",-"NEG",-"AND"
|
|
// ppc64x:"ROTLW","NEG",-"AND"
|
|
// loong64: "ROTR", -"AND"
|
|
// riscv64: "OR","SLLW","SRLW",-"AND"
|
|
a += x>>z | x<<(32-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot16nc(x uint16, z uint) uint16 {
|
|
var a uint16
|
|
|
|
z &= 15
|
|
|
|
// amd64:"ROLW",-"ANDQ"
|
|
// riscv64: "OR","SLL","SRL",-"AND\t"
|
|
a += x<<z | x>>(16-z)
|
|
|
|
// amd64:"RORW",-"ANDQ"
|
|
// riscv64: "OR","SLL","SRL",-"AND\t"
|
|
a += x>>z | x<<(16-z)
|
|
|
|
return a
|
|
}
|
|
|
|
func rot8nc(x uint8, z uint) uint8 {
|
|
var a uint8
|
|
|
|
z &= 7
|
|
|
|
// amd64:"ROLB",-"ANDQ"
|
|
// riscv64: "OR","SLL","SRL",-"AND\t"
|
|
a += x<<z | x>>(8-z)
|
|
|
|
// amd64:"RORB",-"ANDQ"
|
|
// riscv64: "OR","SLL","SRL",-"AND\t"
|
|
a += x>>z | x<<(8-z)
|
|
|
|
return a
|
|
}
|
|
|
|
// Issue 18254: rotate after inlining
|
|
func f32(x uint32) uint32 {
|
|
// amd64:"ROLL\t[$]7"
|
|
return rot32nc(x, 7)
|
|
}
|
|
|
|
func doubleRotate(x uint64) uint64 {
|
|
x = (x << 5) | (x >> 59)
|
|
// amd64:"ROLQ\t[$]15"
|
|
// arm64:"ROR\t[$]49"
|
|
x = (x << 10) | (x >> 54)
|
|
return x
|
|
}
|
|
|
|
// --------------------------------------- //
|
|
// Combined Rotate + Masking operations //
|
|
// --------------------------------------- //
|
|
|
|
func checkMaskedRotate32(a []uint32, r int) {
|
|
i := 0
|
|
|
|
// ppc64x: "RLWNM\t[$]16, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 16) & 0xFF0000
|
|
i++
|
|
// ppc64x: "RLWNM\t[$]16, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i]&0xFF, 16)
|
|
i++
|
|
// ppc64x: "RLWNM\t[$]4, R[0-9]+, [$]20, [$]27, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 4) & 0xFF0
|
|
i++
|
|
// ppc64x: "RLWNM\t[$]16, R[0-9]+, [$]24, [$]31, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i]&0xFF0000, 16)
|
|
i++
|
|
|
|
// ppc64x: "RLWNM\tR[0-9]+, R[0-9]+, [$]8, [$]15, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFF0000
|
|
i++
|
|
// ppc64x: "RLWNM\tR[0-9]+, R[0-9]+, [$]16, [$]23, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFF00
|
|
i++
|
|
|
|
// ppc64x: "RLWNM\tR[0-9]+, R[0-9]+, [$]20, [$]11, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], r) & 0xFFF00FFF
|
|
i++
|
|
// ppc64x: "RLWNM\t[$]4, R[0-9]+, [$]20, [$]11, R[0-9]+"
|
|
a[i] = bits.RotateLeft32(a[i], 4) & 0xFFF00FFF
|
|
i++
|
|
}
|
|
|
|
// combined arithmetic and rotate on arm64
|
|
func checkArithmeticWithRotate(a *[1000]uint64) {
|
|
// arm64: "AND\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[2] = a[1] & bits.RotateLeft64(a[0], 13)
|
|
// arm64: "ORR\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[5] = a[4] | bits.RotateLeft64(a[3], 13)
|
|
// arm64: "EOR\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[8] = a[7] ^ bits.RotateLeft64(a[6], 13)
|
|
// arm64: "MVN\tR[0-9]+@>51, R[0-9]+"
|
|
a[10] = ^bits.RotateLeft64(a[9], 13)
|
|
// arm64: "BIC\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[13] = a[12] &^ bits.RotateLeft64(a[11], 13)
|
|
// arm64: "EON\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[16] = a[15] ^ ^bits.RotateLeft64(a[14], 13)
|
|
// arm64: "ORN\tR[0-9]+@>51, R[0-9]+, R[0-9]+"
|
|
a[19] = a[18] | ^bits.RotateLeft64(a[17], 13)
|
|
// arm64: "TST\tR[0-9]+@>51, R[0-9]+"
|
|
if a[18]&bits.RotateLeft64(a[19], 13) == 0 {
|
|
a[20] = 1
|
|
}
|
|
|
|
}
|