allocating registers in shift and div. fix behavior when res == a reserved register. R=ken OCL=32765 CL=32767