qbit/go
1
0
Fork 0
mirror of https://github.com/golang/go synced 2024-09-28 18:04:28 -06:00
Code Releases Activity

cmd/internal/obj/ppc64: remove unused C_XER optab class

Browse Source 
This halves the size of the xcmp lookup table.

Change-Id: I543fb72709ca45c026e9b7d8084a78f2a8fcd43e
Reviewed-on: https://go-review.googlesource.com/c/go/+/542295
Reviewed-by: David Chase <drchase@google.com>
Run-TryBot: Paul Murphy <murp@ibm.com>
Reviewed-by: Jayanth Krishnamurthy <jayanth.krishnamurthy@ibm.com>
TryBot-Result: Gopher Robot <gobot@golang.org>
Reviewed-by: Than McIntosh <thanm@google.com>
LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com>
Reviewed-by: Lynn Boger <laboger@linux.vnet.ibm.com>
This commit is contained in:
Paul E. Murphy 2023-10-26 11:29:23 -05:00 committed by Paul Murphy
parent 1cecbb38f4
commit e5ce93d7bf
4 changed files with 1 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/cmd/internal/obj/ppc64/a.out.go
View File

@ -436,7 +436,6 @@ const (
C_LOREG /* An $n+reg memory arg where n is a 32 bit signed offset */
C_XOREG /* An reg+reg memory arg */
C_FPSCR /* The fpscr register */
C_XER /* The xer, holds the carry bit */
C_LR /* The link register */
C_CTR /* The count register */
C_ANY /* Any argument */

1
src/cmd/internal/obj/ppc64/anames9.go
View File

@ -41,7 +41,6 @@ var cnames9 = []string{
"LOREG",
"XOREG",
"FPSCR",
"XER",
"LR",
"CTR",
"ANY",

5
src/cmd/internal/obj/ppc64/asm9.go
View File

@ -892,9 +892,6 @@ func (c *ctxt9) aclassreg(reg int16) int {
case REG_LR:
return C_LR
case REG_XER:
return C_XER
case REG_CTR:
return C_CTR
}
@ -1153,7 +1150,7 @@ func cmp(a int, b int) bool {
switch a {
case C_SPR:
if b == C_LR || b == C_XER || b == C_CTR {
if b == C_LR || b == C_CTR {
return true
}

1
src/cmd/internal/obj/ppc64/asm_test.go
View File

@ -465,7 +465,6 @@ func TestAddrClassifier(t *testing.T) {
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_CR1}, C_CREG},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_CR1SO}, C_CRBIT},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_SPR0}, C_SPR},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_SPR0 + 1}, C_XER},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_SPR0 + 8}, C_LR},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_SPR0 + 9}, C_CTR},
{obj.Addr{Type: obj.TYPE_REG, Reg: REG_FPSCR}, C_FPSCR},