mirror of
https://github.com/golang/go
synced 2024-11-11 22:40:22 -07:00
cmd/internal/obj/ppc64: consolidate memory classifications
Several classifications exist only to help disambiguate an implied register (i.e $0/R0 as the implied second register argument when loading constants, or pseudo-registers used exclusively by the assembler front-end). The register determination is folded into getimpliedreg. The classifications and their related optab entries are removed or updated. Change-Id: Iffb167aa9fa57fbc1a537c79fbdfb36cb38f9d95 Reviewed-on: https://go-review.googlesource.com/c/go/+/301789 Run-TryBot: Paul Murphy <murp@ibm.com> Reviewed-by: Lynn Boger <laboger@linux.vnet.ibm.com> TryBot-Result: Go Bot <gobot@golang.org> Trust: Cherry Zhang <cherryyz@google.com>
This commit is contained in:
Paul E. Murphy
Lynn Boger
parent
ed3ae9a340
commit
196b104bc1
@ -375,13 +375,9 @@ const (
|
||||
C_SBRA
|
||||
C_LBRA
|
||||
C_LBRAPIC
|
||||
C_SAUTO
|
||||
C_LAUTO
|
||||
C_SEXT
|
||||
C_LEXT
|
||||
C_ZOREG // conjecture: either (1) register + zeroed offset, or (2) "R0" implies zero or C_REG
|
||||
C_SOREG // register + signed offset
|
||||
C_LOREG
|
||||
C_SOREG // D/DS form memory operation
|
||||
C_LOREG // 32 bit addis + D/DS-form memory operation
|
||||
C_FPSCR
|
||||
C_MSR
|
||||
C_XER
|
||||
|
||||
@ -27,10 +27,6 @@ var cnames9 = []string{
|
||||
"SBRA",
|
||||
"LBRA",
|
||||
"LBRAPIC",
|
||||
"SAUTO",
|
||||
"LAUTO",
|
||||
"SEXT",
|
||||
"LEXT",
|
||||
"ZOREG",
|
||||
"SOREG",
|
||||
"LOREG",
|
||||
|
||||
@ -89,8 +89,8 @@ type Optab struct {
|
||||
// Likewise, each slice of optab is dynamically sorted using the ocmp Sort interface
|
||||
// to arrange entries to minimize text size of each opcode.
|
||||
var optab = []Optab{
|
||||
{as: obj.ATEXT, a1: C_LEXT, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
{as: obj.ATEXT, a1: C_LEXT, a3: C_LCON, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
{as: obj.ATEXT, a1: C_LOREG, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
{as: obj.ATEXT, a1: C_LOREG, a3: C_LCON, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
{as: obj.ATEXT, a1: C_ADDR, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
{as: obj.ATEXT, a1: C_ADDR, a3: C_LCON, a6: C_TEXTSIZE, type_: 0, size: 0},
|
||||
/* move register */
|
||||
@ -210,38 +210,22 @@ var optab = []Optab{
|
||||
{as: AMOVHBR, a1: C_ZOREG, a6: C_REG, type_: 45, size: 4},
|
||||
|
||||
{as: AMOVB, a1: C_ADDR, a6: C_REG, type_: 76, size: 12},
|
||||
{as: AMOVB, a1: C_LAUTO, a6: C_REG, type_: 37, size: 12},
|
||||
{as: AMOVB, a1: C_LEXT, a6: C_REG, type_: 37, size: 12},
|
||||
{as: AMOVB, a1: C_LOREG, a6: C_REG, type_: 37, size: 12},
|
||||
{as: AMOVB, a1: C_REG, a2: C_REG, a6: C_ZOREG, type_: 7, size: 4},
|
||||
{as: AMOVB, a1: C_REG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AMOVB, a1: C_REG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AMOVB, a1: C_REG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AMOVB, a1: C_REG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AMOVB, a1: C_REG, a6: C_REG, type_: 12, size: 4},
|
||||
{as: AMOVB, a1: C_REG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AMOVB, a1: C_REG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AMOVB, a1: C_REG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AMOVB, a1: C_SAUTO, a6: C_REG, type_: 9, size: 8},
|
||||
{as: AMOVB, a1: C_SEXT, a6: C_REG, type_: 9, size: 8},
|
||||
{as: AMOVB, a1: C_SOREG, a6: C_REG, type_: 9, size: 8},
|
||||
{as: AMOVB, a1: C_ZOREG, a2: C_REG, a6: C_REG, type_: 9, size: 8},
|
||||
|
||||
{as: AMOVBZ, a1: C_ADDR, a6: C_REG, type_: 75, size: 8},
|
||||
{as: AMOVBZ, a1: C_LAUTO, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVBZ, a1: C_LEXT, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVBZ, a1: C_LOREG, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVBZ, a1: C_REG, a2: C_REG, a6: C_ZOREG, type_: 7, size: 4},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_REG, type_: 13, size: 4},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AMOVBZ, a1: C_REG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AMOVBZ, a1: C_SAUTO, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVBZ, a1: C_SEXT, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVBZ, a1: C_SOREG, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVBZ, a1: C_ZOREG, a2: C_REG, a6: C_REG, type_: 8, size: 4},
|
||||
|
||||
@ -251,31 +235,23 @@ var optab = []Optab{
|
||||
{as: AMOVD, a1: C_CTR, a6: C_REG, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_GOTADDR, a6: C_REG, type_: 81, size: 8},
|
||||
{as: AMOVD, a1: C_LACON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVD, a1: C_LAUTO, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVD, a1: C_LCON, a6: C_REG, type_: 19, size: 8},
|
||||
{as: AMOVD, a1: C_LECON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVD, a1: C_LEXT, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVD, a1: C_LOREG, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVD, a1: C_LR, a6: C_REG, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_MSR, a6: C_REG, type_: 54, size: 4}, /* mfmsr */
|
||||
{as: AMOVD, a1: C_REG, a2: C_REG, a6: C_ZOREG, type_: 7, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AMOVD, a1: C_REG, a6: C_CTR, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AMOVD, a1: C_REG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AMOVD, a1: C_REG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AMOVD, a1: C_REG, a6: C_LR, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_MSR, type_: 54, size: 4}, /* mtmsrd */
|
||||
{as: AMOVD, a1: C_REG, a6: C_REG, type_: 1, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_SPR, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_REG, a6: C_XER, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_SACON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVD, a1: C_SAUTO, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVD, a1: C_SECON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVD, a1: C_SEXT, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVD, a1: C_SOREG, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVD, a1: C_SPR, a6: C_REG, type_: 66, size: 4},
|
||||
{as: AMOVD, a1: C_TLS_IE, a6: C_REG, type_: 80, size: 8},
|
||||
@ -290,28 +266,20 @@ var optab = []Optab{
|
||||
{as: AMOVW, a1: C_ANDCON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVW, a1: C_CREG, a6: C_REG, type_: 68, size: 4},
|
||||
{as: AMOVW, a1: C_LACON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVW, a1: C_LAUTO, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVW, a1: C_LCON, a6: C_REG, type_: 19, size: 8},
|
||||
{as: AMOVW, a1: C_LECON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVW, a1: C_LEXT, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVW, a1: C_LOREG, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVW, a1: C_REG, a2: C_REG, a6: C_ZOREG, type_: 7, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AMOVW, a1: C_REG, a6: C_CREG, type_: 69, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_CTR, type_: 66, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AMOVW, a1: C_REG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AMOVW, a1: C_REG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AMOVW, a1: C_REG, a6: C_REG, type_: 12, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_SPR, type_: 66, size: 4},
|
||||
{as: AMOVW, a1: C_REG, a6: C_XER, type_: 66, size: 4},
|
||||
{as: AMOVW, a1: C_SACON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVW, a1: C_SAUTO, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVW, a1: C_SECON, a6: C_REG, type_: 3, size: 4}, /* TO DO: check */
|
||||
{as: AMOVW, a1: C_SEXT, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVW, a1: C_SOREG, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVW, a1: C_SPR, a6: C_REG, type_: 66, size: 4},
|
||||
{as: AMOVW, a1: C_UCON, a6: C_REG, type_: 3, size: 4},
|
||||
@ -323,29 +291,21 @@ var optab = []Optab{
|
||||
{as: AMOVWZ, a1: C_ANDCON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVWZ, a1: C_CREG, a6: C_REG, type_: 68, size: 4},
|
||||
{as: AMOVWZ, a1: C_LACON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVWZ, a1: C_LAUTO, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVWZ, a1: C_LCON, a6: C_REG, type_: 19, size: 8},
|
||||
{as: AMOVWZ, a1: C_LECON, a6: C_REG, type_: 26, size: 8},
|
||||
{as: AMOVWZ, a1: C_LEXT, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVWZ, a1: C_LOREG, a6: C_REG, type_: 36, size: 8},
|
||||
{as: AMOVWZ, a1: C_REG, a2: C_REG, a6: C_ZOREG, type_: 7, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_CREG, type_: 69, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_CTR, type_: 66, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_MSR, type_: 54, size: 4}, /* mtmsr */
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_REG, type_: 13, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_SPR, type_: 66, size: 4},
|
||||
{as: AMOVWZ, a1: C_REG, a6: C_XER, type_: 66, size: 4},
|
||||
{as: AMOVWZ, a1: C_SACON, a6: C_REG, type_: 3, size: 4},
|
||||
{as: AMOVWZ, a1: C_SAUTO, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVWZ, a1: C_SECON, a6: C_REG, type_: 3, size: 4}, /* TO DO: check */
|
||||
{as: AMOVWZ, a1: C_SEXT, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVWZ, a1: C_SOREG, a6: C_REG, type_: 8, size: 4},
|
||||
{as: AMOVWZ, a1: C_SPR, a6: C_REG, type_: 66, size: 4},
|
||||
{as: AMOVWZ, a1: C_UCON, a6: C_REG, type_: 3, size: 4},
|
||||
@ -381,20 +341,12 @@ var optab = []Optab{
|
||||
{as: ABC, a1: C_SCON, a2: C_REG, a6: C_CTR, type_: 18, size: 4},
|
||||
{as: ABC, a6: C_ZOREG, type_: 15, size: 8},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_FREG, type_: 33, size: 4},
|
||||
{as: AFMOVD, a1: C_SEXT, a6: C_FREG, type_: 8, size: 4},
|
||||
{as: AFMOVD, a1: C_SAUTO, a6: C_FREG, type_: 8, size: 4},
|
||||
{as: AFMOVD, a1: C_SOREG, a6: C_FREG, type_: 8, size: 4},
|
||||
{as: AFMOVD, a1: C_LEXT, a6: C_FREG, type_: 36, size: 8},
|
||||
{as: AFMOVD, a1: C_LAUTO, a6: C_FREG, type_: 36, size: 8},
|
||||
{as: AFMOVD, a1: C_LOREG, a6: C_FREG, type_: 36, size: 8},
|
||||
{as: AFMOVD, a1: C_ZCON, a6: C_FREG, type_: 24, size: 4},
|
||||
{as: AFMOVD, a1: C_ADDCON, a6: C_FREG, type_: 24, size: 8},
|
||||
{as: AFMOVD, a1: C_ADDR, a6: C_FREG, type_: 75, size: 8},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_SEXT, type_: 7, size: 4},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_SAUTO, type_: 7, size: 4},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_SOREG, type_: 7, size: 4},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_LEXT, type_: 35, size: 8},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_LAUTO, type_: 35, size: 8},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_LOREG, type_: 35, size: 8},
|
||||
{as: AFMOVD, a1: C_FREG, a6: C_ADDR, type_: 74, size: 8},
|
||||
{as: AFMOVSX, a1: C_ZOREG, a2: C_REG, a6: C_FREG, type_: 45, size: 4},
|
||||
@ -679,15 +631,25 @@ func addpad(pc, a int64, ctxt *obj.Link, cursym *obj.LSym) int {
|
||||
// in handwritten asm like "MOVD R5, foosymbol" where a base register is not supplied,
|
||||
// or "MOVD R5, foo+10(SP) or pseudo-register is used. The other common case is when
|
||||
// generating constants in register like "MOVD $constant, Rx".
|
||||
func getimpliedreg(a *obj.Addr) int {
|
||||
func (c *ctxt9) getimpliedreg(a *obj.Addr, p *obj.Prog) int {
|
||||
switch oclass(a) {
|
||||
case C_ZOREG, C_SOREG, C_LOREG, C_ADDCON, C_ANDCON, C_UCON, C_SCON, C_LCON:
|
||||
case C_ADDCON, C_ANDCON, C_UCON, C_LCON, C_SCON, C_ZCON:
|
||||
return REGZERO
|
||||
case C_SEXT, C_LEXT, C_SECON, C_LECON:
|
||||
case C_SECON, C_LECON:
|
||||
return REGSB
|
||||
case C_SAUTO, C_LAUTO, C_SACON, C_LACON:
|
||||
case C_SACON, C_LACON:
|
||||
return REGSP
|
||||
case C_LOREG, C_SOREG, C_ZOREG:
|
||||
switch a.Name {
|
||||
case obj.NAME_EXTERN, obj.NAME_STATIC:
|
||||
return REGSB
|
||||
case obj.NAME_AUTO, obj.NAME_PARAM:
|
||||
return REGSP
|
||||
case obj.NAME_NONE:
|
||||
return REGZERO
|
||||
}
|
||||
}
|
||||
c.ctxt.Diag("failed to determine implied reg for class %v (%v)", DRconv(oclass(a)), p)
|
||||
return 0
|
||||
}
|
||||
|
||||
@ -904,7 +866,7 @@ func (c *ctxt9) aclass(a *obj.Addr) int {
|
||||
}
|
||||
return C_ADDR
|
||||
}
|
||||
return C_LEXT
|
||||
return C_LOREG
|
||||
|
||||
case obj.NAME_GOTREF:
|
||||
return C_GOTADDR
|
||||
@ -915,16 +877,16 @@ func (c *ctxt9) aclass(a *obj.Addr) int {
|
||||
case obj.NAME_AUTO:
|
||||
c.instoffset = int64(c.autosize) + a.Offset
|
||||
if c.instoffset >= -BIG && c.instoffset < BIG {
|
||||
return C_SAUTO
|
||||
return C_SOREG
|
||||
}
|
||||
return C_LAUTO
|
||||
return C_LOREG
|
||||
|
||||
case obj.NAME_PARAM:
|
||||
c.instoffset = int64(c.autosize) + a.Offset + c.ctxt.FixedFrameSize()
|
||||
if c.instoffset >= -BIG && c.instoffset < BIG {
|
||||
return C_SAUTO
|
||||
return C_SOREG
|
||||
}
|
||||
return C_LAUTO
|
||||
return C_LOREG
|
||||
|
||||
case obj.NAME_NONE:
|
||||
c.instoffset = a.Offset
|
||||
@ -1156,13 +1118,13 @@ func cmp(a int, b int) bool {
|
||||
return true
|
||||
}
|
||||
|
||||
case C_LEXT:
|
||||
if b == C_SEXT {
|
||||
case C_SOREG:
|
||||
if b == C_ZOREG {
|
||||
return true
|
||||
}
|
||||
|
||||
case C_LAUTO:
|
||||
if b == C_SAUTO {
|
||||
case C_LOREG:
|
||||
if b == C_SOREG || b == C_ZOREG {
|
||||
return true
|
||||
}
|
||||
|
||||
@ -1171,16 +1133,6 @@ func cmp(a int, b int) bool {
|
||||
return r0iszero != 0 /*TypeKind(100016)*/
|
||||
}
|
||||
|
||||
case C_LOREG:
|
||||
if b == C_ZOREG || b == C_SOREG {
|
||||
return true
|
||||
}
|
||||
|
||||
case C_SOREG:
|
||||
if b == C_ZOREG {
|
||||
return true
|
||||
}
|
||||
|
||||
case C_ANY:
|
||||
return true
|
||||
}
|
||||
@ -2513,7 +2465,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
v := int32(d)
|
||||
r := int(p.From.Reg)
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
if r0iszero != 0 /*TypeKind(100016)*/ && p.To.Reg == 0 && (r != 0 || v != 0) {
|
||||
c.ctxt.Diag("literal operation on R0\n%v", p)
|
||||
@ -2586,7 +2538,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
r := int(p.To.Reg)
|
||||
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.To)
|
||||
r = c.getimpliedreg(&p.To, p)
|
||||
}
|
||||
v := c.regoff(&p.To)
|
||||
if p.To.Type == obj.TYPE_MEM && p.To.Index != 0 {
|
||||
@ -2622,7 +2574,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
r := int(p.From.Reg)
|
||||
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
v := c.regoff(&p.From)
|
||||
if p.From.Type == obj.TYPE_MEM && p.From.Index != 0 {
|
||||
@ -2653,7 +2605,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
r := int(p.From.Reg)
|
||||
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
v := c.regoff(&p.From)
|
||||
if p.From.Type == obj.TYPE_MEM && p.From.Index != 0 {
|
||||
@ -3043,7 +2995,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
v := c.regoff(&p.From)
|
||||
r := int(p.From.Reg)
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
o1 = AOP_IRR(OP_ADDIS, REGTMP, uint32(r), uint32(high16adjusted(v)))
|
||||
o2 = AOP_IRR(OP_ADDI, uint32(p.To.Reg), REGTMP, uint32(v))
|
||||
@ -3187,7 +3139,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
|
||||
r := int(p.To.Reg)
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.To)
|
||||
r = c.getimpliedreg(&p.To, p)
|
||||
}
|
||||
// Offsets in DS form stores must be a multiple of 4
|
||||
inst := c.opstore(p.As)
|
||||
@ -3202,7 +3154,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
|
||||
r := int(p.From.Reg)
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
o1 = AOP_IRR(OP_ADDIS, REGTMP, uint32(r), uint32(high16adjusted(v)))
|
||||
o2 = AOP_IRR(c.opload(p.As), uint32(p.To.Reg), REGTMP, uint32(v))
|
||||
@ -3212,7 +3164,7 @@ func (c *ctxt9) asmout(p *obj.Prog, o *Optab, out []uint32) {
|
||||
|
||||
r := int(p.From.Reg)
|
||||
if r == 0 {
|
||||
r = getimpliedreg(&p.From)
|
||||
r = c.getimpliedreg(&p.From, p)
|
||||
}
|
||||
o1 = AOP_IRR(OP_ADDIS, REGTMP, uint32(r), uint32(high16adjusted(v)))
|
||||
o2 = AOP_IRR(c.opload(p.As), uint32(p.To.Reg), REGTMP, uint32(v))
|
||||
|
||||
Loading…
Reference in New Issue
Block a user