qbit/go
1
0
Fork 0
mirror of https://github.com/golang/go synced 2024-11-23 00:20:12 -07:00
Code Releases Activity
ab4182251b
go/src/runtime/preempt_mipsx.s

146 lines
2.7 KiB
ArmAsm
Raw Normal View History

runtime: asynchronous preemption function for x86 This adds asynchronous preemption function for amd64 and 386. These functions spill and restore all register state that can be used by user Go code. For the moment we stub out the other arches. For #10958, #24543. Change-Id: I6f93fabe9875f4834922a5712362e79045c00aca Reviewed-on: https://go-review.googlesource.com/c/go/+/201759 Run-TryBot: Austin Clements <austin@google.com> Reviewed-by: Cherry Zhang <cherryyz@google.com>
2019-10-16 17:10:06 -06:00
// Code generated by mkpreempt.go; DO NOT EDIT.
all: add //go:build lines to assembly files Don't add them to files in vendor and cmd/vendor though. These will be pulled in by updating the respective dependencies. For #41184 Change-Id: Icc57458c9b3033c347124323f33084c85b224c70 Reviewed-on: https://go-review.googlesource.com/c/go/+/319389 Trust: Tobias Klauser <tobias.klauser@gmail.com> Run-TryBot: Tobias Klauser <tobias.klauser@gmail.com> TryBot-Result: Go Bot <gobot@golang.org> Reviewed-by: Russ Cox <rsc@golang.org>
2021-05-12 09:55:42 -06:00
//go:build mips || mipsle
runtime: asynchronous preemption function for x86 This adds asynchronous preemption function for amd64 and 386. These functions spill and restore all register state that can be used by user Go code. For the moment we stub out the other arches. For #10958, #24543. Change-Id: I6f93fabe9875f4834922a5712362e79045c00aca Reviewed-on: https://go-review.googlesource.com/c/go/+/201759 Run-TryBot: Austin Clements <austin@google.com> Reviewed-by: Cherry Zhang <cherryyz@google.com>
2019-10-16 17:10:06 -06:00
#include "go_asm.h"
#include "textflag.h"
[dev.typeparams] runtime: use internal/abi.FuncPCABI0 to take address of assembly functions There are a few assembly functions in the runtime that are marked as ABIInternal, solely because funcPC can get the right address. The functions themselves do not actually follow ABIInternal (or irrelevant). Now we have internal/abi.FuncPCABI0, use that, and un-mark the functions. Also un-mark assembly functions that are only called in assembly. For them, it only matters if the caller and callee are consistent. Change-Id: I240e126ac13cb362f61ff8482057ee9f53c24097 Reviewed-on: https://go-review.googlesource.com/c/go/+/321950 Trust: Cherry Mui <cherryyz@google.com> Run-TryBot: Cherry Mui <cherryyz@google.com> TryBot-Result: Go Bot <gobot@golang.org> Reviewed-by: Michael Knyszek <mknyszek@google.com>
2021-05-20 16:55:47 -06:00
TEXT ·asyncPreempt(SB),NOSPLIT|NOFRAME,$0-0
runtime: add async preemption support on MIPS and MIPS64 This CL adds support of call injection and async preemption on MIPS and MIPS64. Like ARM64, we need to clobber one register (REGTMP) for returning from the injected call. Previous CLs have marked code sequences that use REGTMP async-nonpreemtible. It seems on MIPS/MIPS64, a CALL instruction is not "atomic" (!). If a signal is delivered right at the CALL instruction, we may see an updated LR with a not-yet-updated PC. In some cases this may lead to failed stack unwinding. Don't preempt in this case. Change-Id: I99437b2d05869ded5c0c8cb55265dbfc933aedab Reviewed-on: https://go-review.googlesource.com/c/go/+/203720 Reviewed-by: Keith Randall <khr@golang.org>
2019-10-26 20:54:28 -06:00
MOVW R31, -244(R29)
SUB $244, R29
MOVW R1, 4(R29)
MOVW R2, 8(R29)
MOVW R3, 12(R29)
MOVW R4, 16(R29)
MOVW R5, 20(R29)
MOVW R6, 24(R29)
MOVW R7, 28(R29)
MOVW R8, 32(R29)
MOVW R9, 36(R29)
MOVW R10, 40(R29)
MOVW R11, 44(R29)
MOVW R12, 48(R29)
MOVW R13, 52(R29)
MOVW R14, 56(R29)
MOVW R15, 60(R29)
MOVW R16, 64(R29)
MOVW R17, 68(R29)
MOVW R18, 72(R29)
MOVW R19, 76(R29)
MOVW R20, 80(R29)
MOVW R21, 84(R29)
MOVW R22, 88(R29)
MOVW R24, 92(R29)
MOVW R25, 96(R29)
MOVW R28, 100(R29)
MOVW HI, R1
MOVW R1, 104(R29)
MOVW LO, R1
MOVW R1, 108(R29)
runtime: don't save/restore FP registers in softfloat mode on MIPS(64) Fixes #37653. Change-Id: I6188e44b4bc4aba7b56f29d9ce9de4618c70fd7b Reviewed-on: https://go-review.googlesource.com/c/go/+/222057 Run-TryBot: Cherry Zhang <cherryyz@google.com> Reviewed-by: Keith Randall <khr@golang.org> TryBot-Result: Gobot Gobot <gobot@golang.org>
2020-03-04 09:14:53 -07:00
#ifndef GOMIPS_softfloat
runtime: add async preemption support on MIPS and MIPS64 This CL adds support of call injection and async preemption on MIPS and MIPS64. Like ARM64, we need to clobber one register (REGTMP) for returning from the injected call. Previous CLs have marked code sequences that use REGTMP async-nonpreemtible. It seems on MIPS/MIPS64, a CALL instruction is not "atomic" (!). If a signal is delivered right at the CALL instruction, we may see an updated LR with a not-yet-updated PC. In some cases this may lead to failed stack unwinding. Don't preempt in this case. Change-Id: I99437b2d05869ded5c0c8cb55265dbfc933aedab Reviewed-on: https://go-review.googlesource.com/c/go/+/203720 Reviewed-by: Keith Randall <khr@golang.org>
2019-10-26 20:54:28 -06:00
MOVW FCR31, R1
MOVW R1, 112(R29)
MOVF F0, 116(R29)
MOVF F1, 120(R29)
MOVF F2, 124(R29)
MOVF F3, 128(R29)
MOVF F4, 132(R29)
MOVF F5, 136(R29)
MOVF F6, 140(R29)
MOVF F7, 144(R29)
MOVF F8, 148(R29)
MOVF F9, 152(R29)
MOVF F10, 156(R29)
MOVF F11, 160(R29)
MOVF F12, 164(R29)
MOVF F13, 168(R29)
MOVF F14, 172(R29)
MOVF F15, 176(R29)
MOVF F16, 180(R29)
MOVF F17, 184(R29)
MOVF F18, 188(R29)
MOVF F19, 192(R29)
MOVF F20, 196(R29)
MOVF F21, 200(R29)
MOVF F22, 204(R29)
MOVF F23, 208(R29)
MOVF F24, 212(R29)
MOVF F25, 216(R29)
MOVF F26, 220(R29)
MOVF F27, 224(R29)
MOVF F28, 228(R29)
MOVF F29, 232(R29)
MOVF F30, 236(R29)
MOVF F31, 240(R29)
runtime: don't save/restore FP registers in softfloat mode on MIPS(64) Fixes #37653. Change-Id: I6188e44b4bc4aba7b56f29d9ce9de4618c70fd7b Reviewed-on: https://go-review.googlesource.com/c/go/+/222057 Run-TryBot: Cherry Zhang <cherryyz@google.com> Reviewed-by: Keith Randall <khr@golang.org> TryBot-Result: Gobot Gobot <gobot@golang.org>
2020-03-04 09:14:53 -07:00
#endif
runtime: add async preemption support on MIPS and MIPS64 This CL adds support of call injection and async preemption on MIPS and MIPS64. Like ARM64, we need to clobber one register (REGTMP) for returning from the injected call. Previous CLs have marked code sequences that use REGTMP async-nonpreemtible. It seems on MIPS/MIPS64, a CALL instruction is not "atomic" (!). If a signal is delivered right at the CALL instruction, we may see an updated LR with a not-yet-updated PC. In some cases this may lead to failed stack unwinding. Don't preempt in this case. Change-Id: I99437b2d05869ded5c0c8cb55265dbfc933aedab Reviewed-on: https://go-review.googlesource.com/c/go/+/203720 Reviewed-by: Keith Randall <khr@golang.org>
2019-10-26 20:54:28 -06:00
CALL ·asyncPreempt2(SB)
runtime: don't save/restore FP registers in softfloat mode on MIPS(64) Fixes #37653. Change-Id: I6188e44b4bc4aba7b56f29d9ce9de4618c70fd7b Reviewed-on: https://go-review.googlesource.com/c/go/+/222057 Run-TryBot: Cherry Zhang <cherryyz@google.com> Reviewed-by: Keith Randall <khr@golang.org> TryBot-Result: Gobot Gobot <gobot@golang.org>
2020-03-04 09:14:53 -07:00
#ifndef GOMIPS_softfloat
runtime: add async preemption support on MIPS and MIPS64 This CL adds support of call injection and async preemption on MIPS and MIPS64. Like ARM64, we need to clobber one register (REGTMP) for returning from the injected call. Previous CLs have marked code sequences that use REGTMP async-nonpreemtible. It seems on MIPS/MIPS64, a CALL instruction is not "atomic" (!). If a signal is delivered right at the CALL instruction, we may see an updated LR with a not-yet-updated PC. In some cases this may lead to failed stack unwinding. Don't preempt in this case. Change-Id: I99437b2d05869ded5c0c8cb55265dbfc933aedab Reviewed-on: https://go-review.googlesource.com/c/go/+/203720 Reviewed-by: Keith Randall <khr@golang.org>
2019-10-26 20:54:28 -06:00
MOVF 240(R29), F31
MOVF 236(R29), F30
MOVF 232(R29), F29
MOVF 228(R29), F28
MOVF 224(R29), F27
MOVF 220(R29), F26
MOVF 216(R29), F25
MOVF 212(R29), F24
MOVF 208(R29), F23
MOVF 204(R29), F22
MOVF 200(R29), F21
MOVF 196(R29), F20
MOVF 192(R29), F19
MOVF 188(R29), F18
MOVF 184(R29), F17
MOVF 180(R29), F16
MOVF 176(R29), F15
MOVF 172(R29), F14
MOVF 168(R29), F13
MOVF 164(R29), F12
MOVF 160(R29), F11
MOVF 156(R29), F10
MOVF 152(R29), F9
MOVF 148(R29), F8
MOVF 144(R29), F7
MOVF 140(R29), F6
MOVF 136(R29), F5
MOVF 132(R29), F4
MOVF 128(R29), F3
MOVF 124(R29), F2
MOVF 120(R29), F1
MOVF 116(R29), F0
MOVW 112(R29), R1
MOVW R1, FCR31
runtime: don't save/restore FP registers in softfloat mode on MIPS(64) Fixes #37653. Change-Id: I6188e44b4bc4aba7b56f29d9ce9de4618c70fd7b Reviewed-on: https://go-review.googlesource.com/c/go/+/222057 Run-TryBot: Cherry Zhang <cherryyz@google.com> Reviewed-by: Keith Randall <khr@golang.org> TryBot-Result: Gobot Gobot <gobot@golang.org>
2020-03-04 09:14:53 -07:00
#endif
runtime: add async preemption support on MIPS and MIPS64 This CL adds support of call injection and async preemption on MIPS and MIPS64. Like ARM64, we need to clobber one register (REGTMP) for returning from the injected call. Previous CLs have marked code sequences that use REGTMP async-nonpreemtible. It seems on MIPS/MIPS64, a CALL instruction is not "atomic" (!). If a signal is delivered right at the CALL instruction, we may see an updated LR with a not-yet-updated PC. In some cases this may lead to failed stack unwinding. Don't preempt in this case. Change-Id: I99437b2d05869ded5c0c8cb55265dbfc933aedab Reviewed-on: https://go-review.googlesource.com/c/go/+/203720 Reviewed-by: Keith Randall <khr@golang.org>
2019-10-26 20:54:28 -06:00
MOVW 108(R29), R1
MOVW R1, LO
MOVW 104(R29), R1
MOVW R1, HI
MOVW 100(R29), R28
MOVW 96(R29), R25
MOVW 92(R29), R24
MOVW 88(R29), R22
MOVW 84(R29), R21
MOVW 80(R29), R20
MOVW 76(R29), R19
MOVW 72(R29), R18
MOVW 68(R29), R17
MOVW 64(R29), R16
MOVW 60(R29), R15
MOVW 56(R29), R14
MOVW 52(R29), R13
MOVW 48(R29), R12
MOVW 44(R29), R11
MOVW 40(R29), R10
MOVW 36(R29), R9
MOVW 32(R29), R8
MOVW 28(R29), R7
MOVW 24(R29), R6
MOVW 20(R29), R5
MOVW 16(R29), R4
MOVW 12(R29), R3
MOVW 8(R29), R2
MOVW 4(R29), R1
MOVW 244(R29), R31
MOVW (R29), R23
ADD $248, R29
JMP (R23)
Copy Permalink